The purpose of this work is: (i) to investigate charging damage to polysilicon-gate metal-oxide semiconductor (MOS) capacitor antenna test structures upon exposure to 0 2 plasmas generated in an electron-cyclotron-resonance (ECR) plasma source; and (ii) to determine the effect of radial plasma nonuniformities on the charging damage. Previous work with ECR reactors and other types of plasma systems47 has indicated that nonuniformities in the plasma parameters across the surface of the wafer during processing may play a role in the generation of charging damage. As a result, our goal is to quantify the relationship between the plasma conditions and the degree of process-induced damage.
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This work will show that charging damage occurs when sufficiently large potential differences exist across the gate-oxide layers of the test structures. Also, it will be shown that these potential differences can only occur in the presence of plasma nonuniformities. The plasma parameters were characterized in terms of averages and standad deviations of profiles measured radially across the wafer surface. The degree of charging damage was determined from rampvoltage oxide-breakdown measurements of the MOS capacitor test structures.
The etching system employed here consists of a source region where high-density ECR plasma production is maintained, and a downst" processing region where the wafer is positioned. The commercial source (ASTeX S-l500i, 1.5 kW 2.45 GHz) has a pair of magnets arranged in a magnetic-mirror configuration. The plasma parameters were measured with a Langmuir probe.' To modify the radial profiles of the plasma parameters, a dual-electrde assembly, oriented parallel to the wafer, consisting of a ring (10-cm diameter) and a grid electrode (4.5-cm diameter) which were independently biased, was mounted above the wafer stage. A diagram of the ECR system and the dual-electde assembly is shown in Figure 1 .
Charging of MOS capacitors produces potential diffen" across the gate oxide that cause Fowler-Nordheim (F-N) tunneling-current~~**~ to flow through the gate-oxide layer which degrades the quality of the oxide and leads to dielectric breakdown. Such charging can result from local differences in the ion and electron current fluxes to the individual gates of the test structures.6 To ascertain that charging is occurring, MOS capacitor antenna structures were used. These structures consist of large area field-oxide capacitors in parallel with small area gate-oxide capacitors for which the ratio of the field-oxide area to the gate-oxide area is varied from 100 to 100,OOO. Damage occurs when the exposed poly-Si electrode collects unbalanced plasma current and charges up to a potential where the thin gate oxide is subsequently degaded by the fluence of the tunneling current.
One indication of how the local charging conditions vary is provided by examination of the floating-potential profiles generated from the probe measurements. The floating potential is the potential at which the ion and electron currents to the probe are balanced! Thus, it will vary in response to changes in these two current components.
Both a uniform and a nonuniform floatingpotential profile created with the dualelectrode assembly are shown in Figure 2 Radial profiles of the ratio of the electron current to the ion current at the plasma potential (I& profiles) for the same conditions as the floatingpotential profiles are also plotted in Figure 2 . For the uniform I&' i profile, the current ratio ranges from -31.6 to -44.8, and for the nonuniform profile the range of the ratio is from -1.4 to -55.4. Note the similarity in profile shape for the nonuniform and uniform cases for these quantities.
Although the actual damage to the gate oxide is caused by the oxide F-N tunneling current, the exponential dependence of this current on the voltage means that damage should map with oxide voltage with a sharp threshold dependent on the area ratio, oxide thickness, exposure time and oxide quality of the test structures. Thus, a measurement or analysis of the surface variation of the voltage which develops across the gate oxide without current flow should be transferable to a damage map, provided the correct threshold voltage is chosen. For the case of no rf bias, the zero current condition corresponds to the surface being at the local floating potential as measured by a Langmuir probe. This leaves the silicon substrate voltage as the unknown needed to specify the voltage across the oxide.
During processing, a 50 W rf signal was applied to the wafer electrode, and consequently we must consider how this affects the substrate charging. When an rf signal is capacitively coupled to the substrate, an rf self-bias develops across the coupling capacitor so that the total charge flow per cycle equals zero. I' That is, the average value of the rf voltage shifts toward a negative potential so that the ion and electron currents to the substrate sum to zero over each rf cycle. The self bias appears across the coupling capacitor, causing the potential on the surface of the wafer to shift in the direction of the self-bias potential. Because of the variation of the ion and electron currents across the wafer surface, nonuniform charging occurs.
The silicon substrate of the wafer has a low resistivity and can be considered an equipotential. In order to determine the potential of the silicon substrate with respect to the potential on the surface of the wafer, consider the pre-breakdown equivalent circuit of the test wafer and the electrode shown in Figure 3 . Each test structure is represented as a pair of capacitors, Cf and Cg, connected in parallel. Vsi is the potential of the silicon substrate with respect to ground and CB represents the series capacitance of (i) the gap between the wafer and surface of the electrode, (ii) the anodized aluminum layer on the surface of the electrode, (iii) the rf blocking capacitor itself, and (iv) the tuning capacjitors of the rf matching network. We refer to this series combination as the blocking capacitor.
When the rf self bias appears, charge flows into the blocking capacitor CB, as well as into the individual test structures. Let the bias charge on the blocking capacitor be QB, and the bias charge on each individual test structure be Qi (where i = 1, ..., n, and n is the number of test structures).
Because the blocking ciapaitor is in series with each test structure, the charge on the blocking capacitor (QB) must equal the sum of the charges on the individual test structures (Ql, Q2, ..., en). That is, for the n test structures, QB = Ql +Q2+...+!&.
In addition to the self-bias charge, variations in the potential across the surface of the wafer will result in additional charge flowing into some of the test structures. Referring to Figure 3 , each test structure has a slpecific surface potential feeding charge to it.
We represent these potentials as an array of voltage sources. The voltage source feeding test structure i has a value Vi which causes charge AQi to flow into that particular test structure: as well as into CB.
Since CB is in series with each test structure, the net charge AQB that accumulates in CB is the sum of the additional charges on all of the individual test structures. Therefore, similarly to Equation (l), we write AQB = AQl+ AQ2 t.. . .+A&.
(2)
Using Kirchoffs voltage law, we now sum the voltages around each loop of the circuit to yield:
1.89
C is the parallel capacitance of each test structure (C = Cf+ Cg). We sum these n equations to get (1) and (2) gives Dividing both sides by the expression enclosed in parentheses yields the following expression for the potential of the silicon substrate: Equation (8) shows that V s i is produced as the result of a series capacitive voltage-dividing action between capacitors CB and nC.
The average capacitance C of an antenna structure is estimated to be 10 pF using a relative dielectric constant for Si02 of 3.9. The capacitance CB is approximately 1 nF. Therefore, the ratio CBIC is = 100. Since the number of test structures on a wafer (n) is on the order of 20,000, we can neglect the capacitance ratio CBICcompared to n in the denominator of Equation (8), so it becomes
Equation (9) shows that the potential of the silicon substrate is the average potential on the gates of the test structures. Since the test structures are distributed uniformly across the surface of the wafer, we approximate the potential of the silicon substrate as the average potential across the surface of the wafer.
If the potentials across the wafer are uniform, Equation (9) shows that the potential of the silicon substrate will be equal to the potential on the surface of the wafer, and the potential difference across the gate-oxide layers of the test structures will be small. If, on the other hand, the potential across the surface of the wafer is nonuniform, Equation (9) shows that the potential of the silicon substrate will be the average of the surface potential and relatively large potential differences can occur across the gate-oxide layers of the test structures. Profiles of the potential difference across the gate-oxide layer can be calculated assuming that the variation in the surface potential is the same as the variation of the floating-potential profile.
The calculated gate-oxide potential profiles are shown in Figure 4 together with area maps of the breakdown voltage for test wafers exposed to the same degree of plasma uniformity.
Based on the correlation between the damage maps and the calculated oxide potential difference profiles shown in Figure 4 , we conclude that the potential of the silicon substrate is approximately equal to the average wafer surface potential. Therefore, when the wafer surface potential is uniform, the potential difference across the gate-oxide layers of the test structures will be small. Conversely, when the wafer surface potential is nonuniform, large potential differences can occur across the gate oxide resulting in charging damage. 
